version, except that marked up versions are not being supplied for any added claim or canceled claim.

36. A thin film transistor comprising:

a variable thickness thin film transistor layer, the transistor layer having a channel region and one of a source region or a drain region elevationally above the channel region, the one region comprising at least a portion thicker than the channel region; and

a gate in lateral proximity to the thin film channel region, the gate comprising an annulus which laterally encircles the laterally proximate thin film channel region.

B1

37. The thin film transistor of Claim 36, the one region and the channel region being elongated, where the channel region is oriented substantially perpendicularly relative to the one region.

38. The thin film transistor of Claim 36, the source region and the drain region being oriented parallel relative to one another, the channel region being oriented substantially perpendicularly relative to both the source and drain regions.

39. The thin film transistor of Claim 36, the source region and the drain region being provided in different elevational planes, the channel region being disposed elevationally between the source region and drain region.

40. The thin film transistor of Claim 39, the source region and the drain region having different thicknesses.

41. The thin film transistor of Claim 36, the channel region comprising an annulus encircled by the gate.

B' cont'd

42. The thin film transistor of Claim 36, further comprising:

a first dielectric layer disposed over a semiconductor substrate;

a gate electrode layer disposed over the first dielectric layer;

a second dielectric layer disposed over the gate electrode layer and having an upper surface; and

an opening extending through the second dielectric layer, the gate electrode layer and the first dielectric layer, the opening, in cross-sectional view, having opposing sidewalls and a bottom disposed between the opposing sidewalls.

43. The thin film transistor of Claim 42, the variable thickness thin film layer being disposed within the opening and extending outward from the opening and overlying at least a portion of the upper surface.

44. The thin film transistor of Claim 42, at least some of the one region disposed over the upper surface and being thicker than the channel region.

45. The thin film transistor of Claim 42, further comprising a gate dielectric layer within the opening, at least a portion of the gate dielectric layer, in cross-sectional view, being elevationally coincident gate electrode layer.

46. A thin film transistor comprising:

a variable thickness thin film transistor layer, the transistor layer having a thin film channel region, a first thin film source/drain (S/D) region and a second thin film S/D region, the first S/D region having a different thickness than the second S/D region; and

B1 contd

a gate in lateral proximity to the thin film channel region, the gate comprising an annulus which laterally encircles the laterally proximate thin film channel region.

47. The thin film transistor of Claim 46, one of the first thin film S/D region and the second thin film S/D region being disposed elevationally above the thin film channel region, where the one region is thicker than the thin film channel region.

48. The thin film transistor of Claim 47, the one region and the thin film channel region being elongated, and where the thin film channel region is oriented substantially perpendicularly relative to the one region.

49. The thin film transistor of Claim 46, the first thin film S/D region and the second thin film S/D region being oriented parallel relative to one another, the thin film channel region being oriented substantially perpendicularly relative to both the first and second thin film S/D regions.

50. The thin film transistor of Claim 46, the first thin film S/D region and the second thin film S/D region being provided in different elevational planes, the channel region being disposed elevationally between the first and second thin film S/D regions.

B1 cont'd

51. The thin film transistor of Claim 46, one of the first thin film S/D region and the second thin film S/D region being provided elevationally above the other of the first thin film S/D region and the second thin film S/D region, the one region being thicker than the other region.

52. The thin film transistor of Claim 46, further comprising:

a first dielectric layer disposed over a semiconductor substrate;

a gate layer disposed over the first dielectric layer;

a second dielectric layer disposed over the gate layer and having an upper surface; and

an opening extending through the second dielectric layer, the gate layer and the first dielectric layer, the opening, in cross-sectional view, having opposing sidewalls and a bottom disposed between the opposing sidewalls, the thin film transistor being disposed within the opening and over the upper surface.

B1 cont'd

53. The thin film transistor of Claim 52, one of the first thin film S/D region and the second thin film S/D region being provided having at least a portion overlying the upper surface and the other of the first thin film S/D region and the second thin film S/D region being provided having at least a portion overlying the bottom of the opening, the one region being thicker than the other region.

54. The thin film transistor of Claim 52, further comprising a gate dielectric layer disposed within the opening adjacent the opposing sidewalls, where the thin film transistor layer is disposed over the gate dielectric layer.

55. The thin film transistor of Claim 54, the gate dielectric layer being an annulus received in the opening, the annulus having a top disposed elevationally below the upper surface.

56. A thin film transistor comprising:

a first dielectric layer disposed over a semiconductor substrate;

a gate electrode layer disposed over the first dielectric layer;

a second dielectric layer disposed over the gate electrode layer and having an upper surface;

an opening extending from the upper surface to the semiconductor substrate, the opening, in cross-sectional view, having opposing sidewalls;

a gate dielectric layer disposed over a portion of the sidewalls as an annulus, the annulus having a top disposed elevationally below the upper surface; and

a channel region disposed within the opening, operably adjacent the gate dielectric layer.

57. The thin film transistor of Claim 56, further comprising one of a first diffusion region and a second diffusion region disposed over the upper surface and the channel region.

58. The thin film transistor of Claim 56, further comprising one of a first diffusion region and a second diffusion region disposed over the upper surface and the channel region and the other of the first diffusion region and the second diffusion region disposed elevationally below the channel region.

B1 cont'd

59. The thin film transistor of Claim 56, wherein the channel region essentially fills the opening.

60. The thin film transistor of Claim 56, wherein the channel region essentially fills the opening and further comprising one of a first diffusion region and a second diffusion region disposed over the upper surface and the channel region and the other of the first diffusion region and the second diffusion region disposed elevationally below the channel region.

Please add the following new claims:

61. (New) The thin film transistor of Claim 36, wherein the channel region comprises an annulus.

B2

62. (New) The thin film transistor of Claim 36, wherein the channel region extends from immediately adjacent the substrate.

63. (New) The thin film transistor of Claim 36, wherein the channel region defines an opening.

64. (New) The thin film transistor of Claim 36, wherein the channel region defines an opening between the source region and the drain region.

65. (New) The thin film transistor of Claim 36, wherein the channel region is formed adjacent the gate and defines an opening within the gate.

B2 cont'd

66. (New) The thin film transistor of Claim 46, wherein the thin film channel region comprises an annulus.

67. (New) The thin film transistor of Claim 46, wherein the thin film channel region extends from immediately adjacent the substrate.

68. (New) The thin film transistor of Claim 46, wherein the thin film channel region defines an opening.

69. (New) The thin film transistor of Claim 46, wherein the thin film channel region defines an opening between the first S/D region and the second S/D region.

70. (New) The thin film transistor of Claim 46, wherein the thin film channel region is formed adjacent the gate and defines an opening within the gate.

71. (New) The thin film transistor of Claim 56, wherein the channel region comprises an annulus.

72. (New) The thin film transistor of Claim 56, wherein the channel region extends from immediately adjacent the substrate.

B2 cont'd

73. (New) The thin film transistor of Claim 56, wherein the channel region defines an opening.

74. (New) The thin film transistor of Claim 56, wherein the channel region defines an opening between the sidewalls.

75. (New) The thin film transistor of Claim 56, wherein the channel region is formed adjacent the gate dielectric layer and defines an opening within the gate dielectric layer.